Riadh - Chef de projet C
Ref : 210317B005-
Domicile
2082 FOUCHANA (Tunisie)
-
Profil
Chef de projet, Développeur, Consultant (43 ans)
-
MobilitéTotalement mobile
-
StatutEn cours d'immatriculation
-
Tarif Journalier MoyenVoir le tarif
-
Temporary teaching at ISI, Manar university, Tunisia2019 - 2020
Embedded system co-design (Master of science)
Parallel computing (Engineering) -
Temporary teaching at ISI, Manar university, Tunisia2019 - 2020
Embedded system co-design (Master of science)
Parallel computing (Engineering) -
Assistant Professor
Polytechnic School of Tunisia, University of Carthage, Tunisia:Jan 2018 - aujourd'huiCourses:
Embedded system design
Logic design
Algorithms and data structures
C language and system programming -
Assistant Professor
2015 - 2017in the department of computer engineering at the College of Computer
Engineering and Sciences, Prince Sattam Bin Abdulaziz University (PSAU), Saudi Arabia
Courses:
High performance computing
Embedded systems design
Computer Architecture
Logic design -
Assistant Professor
ISSATM, University of Carthage, Tunisia2012 - 2015Courses:
Parallel architectures and programming
Computer Architecture
Operating Systems fundamentals
Distributed Systems -
Application engineer at Kalray.2010 - 2012
Projects summary:
- Participated in the Linux 2.6 kernel support on the Kalray manycore architecture.
- Benchmarking Kalray architecture versus concurrence architecture.
- Development of low level blocs, test and debug.
- Development of signal processing algorithms according to a new parallel programming model dedicated for
many/multicore architectures.
- Portage of BLAS/ATLAS libraries to Kalray core.
Technology: Private Kalray programming language, C/C++, gnu binutils and compilers. -
2009 - aujourd'hui
Practical courses in the department of computer science engineering at ESISAR, Valence, France:
NE330 internet and services: Apache web server configuration, PHP installation and programming,
MySQL, CGI scripting, Proxy installation and configuration, etc. -
Temporary Teaching2008 - 2010
Practical courses in the department of computer science engineering at CPE Lyon, France:
Networks and Protocols: HTTP protocol, SSL, sockets programming. -
2008 - aujourd'hui
Practical courses in the department of telecommunication engineering at INSA Lyon, France:
Web technologies: PHP, AJAX, MySQL and JAVA programming. -
Software Engineer
at GLTrade.2005 - 2006Project: Graphical portage of Ubix (a back-office software framework dedicated for financial institutions).
Technology: C++ wxWidgets Perforce, SQL (oracle 10) and Python programming language .
EDUCATION
2007 – 2010 PhD, Computer Science
Title: “Prototyping of a Virtual Machine for Software Defined Radio”
Research laboratories: Centre of Innovation in Telecommunications and Integration of services (CITILab), INSA Lyon-INRIA, France & CEA Leti, Grenoble, France
Co-funded INRIA/CEA Fellowship
2006 – 2007 Master of Science (with Honors), Computer Science, Networking, Telecom and
Systems, 2007, CITI-Lab, INSA Lyon, France
2002 – 2005 Master of Engineering, Computer Engineering, 2005
ENSI (National Computer Science School), Tunisia
2000 – 2002 Preparatory classes, Mathematics & Physics, 2002
Preparatory institute for engineering studies (IPEIT Tunis), Tunisia
Technical Skills
Advanced programming of ARM cores:
◦ Data/instruction caches configuration
◦ MMU configuration
◦ Enabling FPU support and setup;
◦ SIMD extension usage;
◦ Development of bare metal application;
◦ RT OS (eCos) ;
◦ Interrupt management (setup of interrupt vectors and handling routines) ;
◦ Experienced with multi-tasking (Scheduling policies, synchronization mechanisms(Mutex,
semaphores, conditions).
Good knowledge of baseband hardware for telecoms:
◦ Programming the NoC MAGALI of CEA-Leti which is a SoC dedicated to baseband processing of
4
th generation physical layers standards (LTE, IEEE802.16) ;
◦ Writing drivers for some IPs ;
◦ Micro-programming SME (Smart Memory engine) which are programmable DMA.
Advanced knowledge of GNU tools (cross-compilation suite gcc/g++, binutils, gdb, valgrind, make,
Cmake) :
◦ Setup of gcc 4.2 for an ARM11 core with FPU support (VFP mode) ;
◦ Configuration of ld for memory management;
◦ gdb : step by step debugging, breakpoints, conditions, etc.
Versioning management software (Git, CVS, SVN) :
◦ Branch creation (import/export);
◦ snapshot;
2007 – 2010 PhD, Computer Science
Title: “Prototyping of a Virtual Machine for Software Defined Radio”
Research laboratories: Centre of Innovation in Telecommunications and Integration of services (CITILab), INSA Lyon-INRIA, France & CEA Leti, Grenoble, France
Co-funded INRIA/CEA Fellowship
2006 – 2007 Master of Science (with Honors), Computer Science, Networking, Telecom and
Systems, 2007, CITI-Lab, INSA Lyon, France
2002 – 2005 Master of Engineering, Computer Engineering, 2005
ENSI (National Computer Science School), Tunisia
2000 – 2002 Preparatory classes, Mathematics & Physics, 2002
Preparatory institute for engineering studies (IPEIT Tunis), Tunisia
Technical Skills
Advanced programming of ARM cores:
◦ Data/instruction caches configuration
◦ MMU configuration
◦ Enabling FPU support and setup;
◦ SIMD extension usage;
◦ Development of bare metal application;
◦ RT OS (eCos) ;
◦ Interrupt management (setup of interrupt vectors and handling routines) ;
◦ Experienced with multi-tasking (Scheduling policies, synchronization mechanisms(Mutex,
semaphores, conditions).
Good knowledge of baseband hardware for telecoms:
◦ Programming the NoC MAGALI of CEA-Leti which is a SoC dedicated to baseband processing of
4
th generation physical layers standards (LTE, IEEE802.16) ;
◦ Writing drivers for some IPs ;
◦ Micro-programming SME (Smart Memory engine) which are programmable DMA.
Advanced knowledge of GNU tools (cross-compilation suite gcc/g++, binutils, gdb, valgrind, make,
Cmake) :
◦ Setup of gcc 4.2 for an ARM11 core with FPU support (VFP mode) ;
◦ Configuration of ld for memory management;
◦ gdb : step by step debugging, breakpoints, conditions, etc.
Versioning management software (Git, CVS, SVN) :
◦ Branch creation (import/export);
◦ snapshot;